Searched for: author:"Cotofana, S.D."
(1 - 18 of 18)
document
Mahmoud, A.N.N. (author), Vanderveken, Frederic (author), Adelmann, Christoph (author), Ciubotaru, Florin (author), Cotofana, S.D. (author), Hamdioui, S. (author)
The key enabling factor for Spin Wave (SW) technology utilization for building ultra low power circuits is the ability to energy efficiently cascade SW basic computation blocks. SW Majority gates, which constitute a universal gate set for this paradigm, operating on phase encoded data are not input output coherent in terms of SW amplitude....
journal article 2021
document
Wang, H. (author), Cucu Laurenciu, N. (author), Jiang, Y. (author), Cotofana, S.D. (author)
Designing and implementing artificial systems that can be interfaced with the human brain or that can provide computational ability akin to brain's processing information efficient style is crucial for understanding human brain fundamental operating principles and to unleashing the full potential of brain-inspired computing. As basic neural...
conference paper 2020
document
Mahmoud, A.N.N. (author), Ciubotaru, Florin (author), Vanderveken, Frederic (author), Chumak, Andrii V. (author), Hamdioui, S. (author), Adelmann, Christoph (author), Cotofana, S.D. (author)
This paper provides a tutorial overview over recent vigorous efforts to develop computing systems based on spin waves instead of charges and voltages. Spin-wave computing can be considered a subfield of spintronics, which uses magnetic excitations for computation and memory applications. The Tutorial combines backgrounds in spin-wave and...
journal article 2020
document
Mahmoud, A.N.N. (author), Vanderveken, Frederic (author), Adelmann, Christoph (author), Ciubotaru, Florin (author), Hamdioui, S. (author), Cotofana, S.D. (author)
By its very nature, Spin Wave (SW) interference provides intrinsic support for Majority logic function evaluation. Due to this and the fact that the 3-input Majority (MAJ3) gate and the inverter constitute a universal Boolean logic gate set, different MAJ3 gate implementations have been proposed. However, they cannot be directly utilized for...
journal article 2020
document
Wang, H. (author), Cucu Laurenciu, N. (author), Jiang, Y. (author), Cotofana, S.D. (author)
Designing and implementing artificial neuromorphic systems, which can provide biocompatible interfacing, or the human brain akin ability to efficiently process information, is paramount to the understanding of the human brain complex functionality. Energy-efficient, low-area, and biocompatible artificial neurons are key ubiquitous components of...
conference paper 2020
document
Jiang, Y. (author), Cucu Laurenciu, N. (author), Wang, H. (author), Cotofana, S.D. (author)
As CMOS scaling is reaching its limits, high power density and leakage, low reliability, and increasing IC production costs are prompting for developing new materials, devices, architectures, and computation paradigms. Additionally, temperature variations have a significant impact on devices and circuits reliability and performance. Graphene...
conference paper 2020
document
Mahmoud, A.N.N. (author), Vanderveken, Frederic (author), Adelmann, Christoph (author), Ciubotaru, Florin (author), Cotofana, S.D. (author), Hamdioui, S. (author)
This paper presents a 2-output Spin-Wave Programmable Logic Gate structure able to simultaneously evaluate any pair of AND, NAND, OR, NOR, XOR, and XNOR Boolean functions. Our proposal provides the means for fanout achievement within the Spin Wave computation domain and energy and area savings as two different functions can be simultaneously...
conference paper 2020
document
Mahmoud, A.N.N. (author), Vanderveken, Frederic (author), Ciubotaru, Florin (author), Adelmann, Christoph (author), Cotofana, S.D. (author), Hamdioui, S. (author)
Due to their very nature, Spin Waves (SWs) created in the same waveguide, but with different frequencies, can coexist while selectively interacting with their own species only. The absence of inter-frequency interferences isolates input data sets encoded in SWs with different frequencies and creates the premises for simultaneous data parallel...
conference paper 2020
document
Mahmoud, A.N.N. (author), Vanderveken, Frederic (author), Adelmann, Christoph (author), Ciubotaru, Florin (author), Hamdioui, S. (author), Cotofana, S.D. (author)
To bring Spin Wave (SW) based computing paradigm into practice and develop ultra low power Magnonic circuits and computation platforms, one needs basic logic gates that operate and can be cascaded within the SW domain without requiring back and forth conversion between the SW and voltage domains. To achieve this, SW gates have to possess...
conference paper 2020
document
Cucu Laurenciu, N. (author), Cotofana, S.D. (author)
Meeting reliability targets with viable costs in the nanometer landscape become a significant challenge, requiring to be addressed in an unitary manner from design to run time. To this end, we propose a holistic reliability-aware design and lifetime management framework concerned (i) at design time, with providing a reliability enhanced...
journal article 2020
document
Jiang, Y. (author), Cucu Laurenciu, N. (author), Wang, H. (author), Cotofana, S.D. (author)
As CMOS feature size is reaching atomic dimensions, unjustifiable static power, reliability, and economic implications are exacerbating, thereby prompting for conducting research on new materials, devices, and/or computation paradigms. Within this context, graphene nanoribbons (GNRs), owing to graphene's excellent electronic properties, may...
journal article 2019
document
Jiang, Y. (author), Cucu Laurenciu, N. (author), Cotofana, S.D. (author)
In this paper, we augment a trapezoidal Quantum Point Contact topology with top gates to form a butterfly Graphene Nanoribbon (GNR) structure and demonstrate that by adjusting its topology, its conductance map can mirror basic Boolean functions, thus one can use such structures instead of transistors to build carbon-based gates and circuits....
journal article 2019
document
Cucu Laurenciu, N. (author), Cotofana, S.D. (author)
With CMOS feature size heading towards atomic dimensions, unjustifiable static power, reliability, and economic implications are exacerbating, prompting for research on new materials, devices, and/or computation paradigms. Within this context, Graphene Nanoribbons (GNRs), owing to graphene's excellent electronic properties, may serve as basic...
conference paper 2018
document
Chen, C. (author), Fu, Yaowen (author), Cotofana, S.D. (author)
To maximize the utilization of the available networks-on-chip (NoCs) link bandwidth, partially faulty links with low fault level should be utilized while heavily defected (HD) links should be deactivated and dealt with by means of a fault tolerant routing algorithm. To reach this target, we make the following contributions in this paper: 1) we...
journal article 2017
document
Voicu, G.R. (author), Cotofana, S.D. (author)
Through-Silicon Vias (TSV) based 3D Stacked IC (3D-SIC) technology introduces new design opportunities for wide operand width addition units. Different from state of the art direct folding proposals we introduce two cost-effective 3D Stacked Hybrid Adders with identical tier structure, which potentially makes the manufacturing of hardware wide...
journal article 2016
document
Cotofana, S.D. (author)
journal article 2004
document
Cotofana, S.D. (author)
doctoral thesis 1998
document
Vassiliadis, S. (author), Cotofana, S.D. (author), Bertels, K. (author)
journal article 1996
Searched for: author:"Cotofana, S.D."
(1 - 18 of 18)