WideBand PLL as a clock multiplier

In this study, the theory, design and analysis of PLL circuits are examined and a 4.9GHz ~ 5.9GHz Wideband CMOS PLL Frequency Synthesizer is designed and implemented in IBM 65nm digital-process. The objective of this thesis work is to understand the limitations in Wideband PLL systems when the application frequency range extends to multiple...