3-Tier reconfiguration model for FPGAs using hardwired network on chip

Wahlah, M.A.; Goossens, K.G.W.

3-Tier reconfiguration model for FPGAs using hardwired network on chip

Conference paper (2009)

Authors

M.A. Wahlah Computer Engineering

K.G.W. Goossens Computer Engineering

Research Group

Computer Engineering

To reference this document use:

http://resolver.tudelft.nl/uuid:06ca9848-dcc7-40c6-97da-c6e3af660a45

More Info

expand_more

Published Date

2009

Language

Undefined/Unknown

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Research Group

Computer Engineering

No files available

Metadata only record. There are no files for this conference paper.