ArtA
automating Design Space Exploration of spin-qubit architectures
Nikiforos Paraskevopoulos (TU Delft - QCD/Feld Group, TU Delft - QuTech Advanced Research Centre, TU Delft - QCD/Almudever Lab)
David Hamel (Student TU Delft)
Aritra Sarkar (TU Delft - Communication QuTech, TU Delft - QCD/Feld Group, TU Delft - Electrical Engineering, Mathematics and Computer Science)
C. G. Almudever (TU Delft - QCD/Sebastiano Lab, Universitat Politécnica de Valencia)
Sebastian Feld (TU Delft - Electrical Engineering, Mathematics and Computer Science, TU Delft - QCD/Feld Group, TU Delft - Communication QuTech, TU Delft - Electrical Engineering, Mathematics and Computer Science)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
In the fast-paced field of quantum computing, identifying the architectural characteristics that will enable quantum processors to achieve high performance across a diverse range of quantum algorithms continues to pose a significant challenge. Given the extensive and costly nature of experimentally testing different designs, this paper introduces the first Design Space Exploration (DSE) for quantum-dot spin-qubit architectures. Utilizing the upgraded SpinQ compilation framework, this study explores a substantial design space comprising 29,312 spin-qubit-based architectures and applies an innovative optimization tool, ArtA (Artificial Architect), to speed up the design space traversal. ArtA can leverage 17 optimization configurations, significantly reducing exploration times by up to 99.1% compared to a traditional brute force approach while maintaining the same result quality. After a comprehensive evaluation of best-matching optimization configurations per quantum circuit, ArtA suggests specific as well as universal architectural features that provide optimal performance across the examined circuits. Our work demonstrates that combining DSE methodologies with optimization algorithms can be effectively used to generate meaningful design insights for quantum processor development.