The Coil-Hall Hybrid Current Sensor

Exploring the Limits of CMOS High-Speed Low-Noise Current Sensing

Master Thesis (2024)
Author(s)

T.D. Onstein (TU Delft - Electrical Engineering, Mathematics and Computer Science)

Contributor(s)

C. Verhoeven – Mentor (TU Delft - Electronics)

Anton Montagne – Mentor (TU Delft - Electronics)

G. van der Horn – Mentor (SystematIC design BV)

A. Jouyaeian – Mentor (SystematIC design BV)

Qinwen Fan – Graduation committee member (TU Delft - Electronic Components, Technology and Materials)

Faculty
Electrical Engineering, Mathematics and Computer Science
More Info
expand_more
Publication Year
2024
Language
English
Graduation Date
23-07-2024
Awarding Institution
Delft University of Technology
Programme
Electrical Engineering
Sponsors
None
Faculty
Electrical Engineering, Mathematics and Computer Science
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

With the rising demand for high-bandwidth, high-resolution current sensors, commonly used Hall-effect devices fall short due to their relatively high wide-band noise. The coil-Hall hybrid architecture addresses this issue by combining the Hall plate with a pick-up coil, known for its high SNR at high frequencies. This CMOS-compatible architecture achieves excellent noise and bandwidth performance while maintaining the ability to sense DC signals. However, this performance comes at the cost of increased complexity in combining, calibrating, and stabilizing the two distinct signal paths. This thesis thoroughly investigates the various challenges and trade-offs associated with this architecture and provides a comprehensive overview of potential system solutions. Additionally, the insights gained were used to design a prototype chip for SystematIC Design B.V. Seeking to reduce complexity, this led to the invention of a new system architecture. This new architecture effectively overcomes several challenging trade-offs that have hindered existing designs until now and is considered a promising approach for achieving even better performance in the future.

Files

License info not available
warning

File under embargo until 23-07-2026