Effect of Element Number Reduction on Inter-User Interference and Chip Temperatures in Passively-Cooled Integrated Antenna Arrays for 5G

Conference paper (2020)

Authors

Y. Aslan Microwave Sensing, Signals & Systems - EEMCS
J. Puskely Microwave Sensing, Signals & Systems - EEMCS
A.G. Roederer Microwave Sensing, Signals & Systems - EEMCS
Alexander Yarovoy Microwave Sensing, Signals & Systems - EEMCS
Research Group
Microwave Sensing, Signals & Systems (EEMCS) (TU Delft)
Copyright: © 2020 Y. Aslan, J. Puskely, A.G. Roederer, Alexander Yarovoy
DOI
help_outline
https://doi.org/10.23919/EuCAP48036.2020.9135726
Base station antennas Fifth generation (5G) Passive cooling Sparse arrays Antenna synthesis Irregular arrays
More Info
expand_more

Published Date

2020

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Faculty

Electrical Engineering, Mathematics and Computer Science

Department

Microelectronics

Research Group

Microwave Sensing, Signals & Systems

Abstract

The impact of reducing the total number of elements in passively-cooled, chip-integrated and space-tapered 5G base station antenna arrays on inter-beam interferences and chip temperatures is investigated for multi-user spacedivision-multiple-access applications. A convex element position optimization algorithm is used to synthesize the array layouts with minimized side lobes within a pre-defined cell sector. The multi-beam radiation patterns are computed to study the average trend of the maximum side lobe level with the element number. Thermal simulations are also performed by considering the same EIRP for all the arrays. The results indicate that, after an optimal number of elements, adding more elements to an array does not help reduce the inter-user interference further or provide significant advantage on decreasing the chip temperatures.