A Microcontroller with 96% Power-Conversion Efficiency using Stacked Voltage Domains

None, None; None, None; None, None; None, None; None, None; None, None; None, None; None, None; None, None; None, None

A Microcontroller with 96% Power-Conversion Efficiency using Stacked Voltage Domains

Conference Paper (2016)

Author(s)

Kristof Blutman (NXP Semiconductors)

A. Kapoor (NXP Semiconductors)

Arjun Majumdar (NXP Semiconductors)

J.G. Martinez (NXP Semiconductors)

J. Echeverri (NXP Semiconductors)

L. Sevat (NXP Semiconductors)

A. van der Wel (NXP Semiconductors)

H. Fatemi (NXP Semiconductors)

J.P. de Gyvez (NXP Semiconductors)

K.A.A. Makinwa (TU Delft - Microelectronics)

Department

Microelectronics

Stacking Current measurement Voltage control Clocks Power capacitors Random access memory Read only memory

DOI related publication

https://doi.org/10.1109/vlsic.2016.7573478 Final published version

To reference this document use

https://resolver.tudelft.nl/uuid:57096b1c-4a50-49e3-a8be-97d23ecbd0c0

More Info

expand_more

Publication Year

2016

Language

English

Department

Microelectronics

Pages (from-to)

1-2

ISBN (electronic)

978-1-5090-0635-9

Event

30th IEEE Symposium on VLSI Circuits, VLSI Circuits 2016 (2016-06-14 - 2016-06-17), Honolulu, United States

Downloads counter

209

Abstract

This paper presents a CMOS 40nm microcontroller where for the first time, stacked voltage domains are used. The system features an ARM Cortex M0+ processor, 4kB ROM, 16kB SRAM, peripherals, and an on-chip switched-capacitor voltage regulator (SCVR). By using voltage stacking the test chip achieves state-of-the-art (96%) power-conversion efficiency and observed power savings run from 23% to 63% depending upon the payload current, while supply voltage variations are reduced from 5.6mV to 3.8mV (RMS).