A 10Gb/s PI-CDR design
More Info
expand_more
expand_more
Abstract
In this thesis the design and analysis of a dual-loop phase interpolator(PI) clock and data recovery(CDR) with a Delay locked loop (DLL) as a reference loop will be discussed.