A 17ps time-to-digital converter implemented in 65nm FPGA technology
Conference Paper
(2009)
Research Group
Signal Processing Systems
To reference this document use:
https://resolver.tudelft.nl/uuid:63808dee-b94e-4aa6-8b62-2343796002aa
More Info
expand_more
expand_more
Publication Year
2009
Research Group
Signal Processing Systems
Pages (from-to)
113-120
No files available
Metadata only record. There are no files for this record.