Pre-Synthesis Evaluation of Digital Bus Micro-Architectures

Conference paper (2020)

Authors

Ronny Garcia-Ramirez Instituto Tecnologico de Costa Rica

Alfonso Chacon-Rodriguez Instituto Tecnologico de Costa Rica

C. Strydis Erasmus MC

Renato Rímolo-Donadío Instituto Tecnologico de Costa Rica

Affiliation

External organisation

Bus System-on-Chip Interconnects Micro-Architecture Very Large Scale Integration

To reference this document use:

http://resolver.tudelft.nl/uuid:91f88f76-7f6b-41ac-9cf1-fb2a117cc448

More Info

expand_more

Published Date

2020-2

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Affiliation

External organisation

Abstract

Buses are central building blocks in the architecture of digital systems. There are numerous standards for bus architectures and evaluation metrics in terms of data transfer rate, quality of service, and latency; however, it is not common to find metrics related to the physical features of bus implementations, such as power consumption and area in terms of their microarchitecture. This paper evaluate bus micro-architectures at pre-synthesis level, allowing for the comparison of alternative circuits implementing the same standard and thus providing estimations on the power consumption and area requirements. A metric is proposed to evaluate the bus implementation and its utilization is shown with generic serial and parallel buses, based on simulations with a 0.18μm CMOS standard cell library.