A 15-μW, 103-fs step, 5-bit capacitor-DAC-based constant-slope digital-to-time converter in 28nm CMOS

Conference Paper (2017)
Author(s)

Peng Chen (University College Dublin)

Feifei Zhang (University College Dublin)

Z. Zong (TU Delft - Electronics)

Hao Zheng (University College Dublin)

Teerachot Siriburanon (University College Dublin)

Bogdan Staszewski (University College Dublin)

Research Group
Electronics
DOI related publication
https://doi.org/10.1109/ASSCC.2017.8240224
More Info
expand_more
Publication Year
2017
Language
English
Research Group
Electronics
Pages (from-to)
93-96
ISBN (electronic)
978-1-5386-3178-2

Abstract

This paper proposes a power-efficient capacitor-array-based digital-to-time converter (DTC) using a constant-slope approach. Fringe-capacitor-based digital-to-analog converter (C-DAC) array is used to regulate starting supply voltage of the constant slope fed to a fixed threshold comparator. The proposed DTC consumes only 15 μW from a 1V supply, while achieving fine resolution of 103 fs when running at 40 MHz. The measured INL and DNL are 0.73/0.35 LSB within a 5-bit range. The DTC achieves the best figure-of-merit of 8.5 fJ among state-of-the-art when normalizing the product of power and INL to the product of input frequency and range.

No files available

Metadata only record. There are no files for this record.