A Cryo-CMOS Voltage Reference for Quantum Computing Applications

Master Thesis (2022)
Authors

Y. Wu (TU Delft - Electrical Engineering, Mathematics and Computer Science)

Supervisors

F. Sebasatiano (TU Delft - Quantum Circuit Architectures and Technology)

Faculty
Electrical Engineering, Mathematics and Computer Science, Electrical Engineering, Mathematics and Computer Science
Copyright
© 2022 Yu-Wen Wu
More Info
expand_more
Publication Year
2022
Language
English
Copyright
© 2022 Yu-Wen Wu
Graduation Date
30-09-2022
Awarding Institution
Delft University of Technology
Faculty
Electrical Engineering, Mathematics and Computer Science, Electrical Engineering, Mathematics and Computer Science
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

Voltage references are an essential building block for many electronic systems, such as analog-to-digital and digital-to-analog converters, and voltage regulators. Although state-of-the-art voltage references already demonstrated high performance over the standard temperature range (−40 °C to 125 °C), specific applications require an operating temperature far beyond this range. A relevant example is the electronic interface for quantum processors, for which voltage references that can operate down to cryogenic temperatures are needed. This thesis presents a CMOS-based voltage reference that can work over a wide temperature range from 4K to 300K. To achieve a low-drift, high-accuracy reference, it is designed based on the devices’ cryogenic behaviour to minimize the nonlinearities of the PTAT- (proportional to absolute temperature) and CTAT (complementary to absolute temperature) voltages and combine them to generate a stable output voltage. Dynamic compensation techniques are employed to reduce the effect of process variations and a switched-capacitor circuit is proposed to minimize the output ripple. The targeted specifications of this design are comparable with the state-of-the-art voltage references working at room temperature. To verify the performance at cryogenic temperatures, the design has been taped out in 40nm CMOS technology.

Files

Yu_Wen_MSc_thesis_final.pdf
(pdf | 4.97 Mb)
- Embargo expired in 30-09-2024
License info not available