Wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions for superconducting quantum processors
N. Muthusubramanian (TU Delft - QN/Kavli Nanolab Delft)
M. Finkel (TU Delft - QCD/DiCarlo Lab)
W.J. Duivestein (TU Delft - QN/Groeblacher Lab)
C. Zachariadis (TU Delft - QN/Kavli Nanolab Delft)
S.L.M. van der Meer (TU Delft - QCD/DiCarlo Lab)
H.M. Veen (TU Delft - QCD/DiCarlo Lab)
M.W. Beekman (TU Delft - BUS/TNO STAFF, TNO)
T. Stavenga (TU Delft - QCD/DiCarlo Lab)
A. Bruno (TU Delft - QN/Kavli Nanolab Delft)
L. DiCarlo (TU Delft - QCD/DiCarlo Lab, TU Delft - QN/DiCarlo Lab)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
We investigate die-level and wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions, using multiple substrates with and without through-silicon vias (TSVs). Dolan junctions fabricated on planar substrates have the highest yield and lowest room-temperature conductance spread, equivalent to ∼ 100 M H z in transmon frequency. In TSV-integrated substrates, Dolan junctions suffer most in both yield and disorder, making Manhattan junctions preferable. Manhattan junctions show pronounced conductance decrease from wafer center to edge, which we qualitatively capture using a geometric model of spatially-dependent resist shadowing during junction electrode evaporation. Analysis of actual junction overlap areas using scanning electron micrographs supports the model, and further points to a remnant spatial dependence possibly due to contact resistance.
help_outline