Scaling of multi-core quantum architectures

A communications-aware structured gap analysis

Conference Paper (2021)
Author(s)

Santiago Rodrigo (Universitat Politecnica de Catalunya)

Medina Bandic (TU Delft - QuTech Advanced Research Centre, TU Delft - QCD/Almudever Lab, TU Delft - QCD/Sebastiano Lab)

Sergi Abadal (Universitat Politecnica de Catalunya)

Hans Van Someren (TU Delft - QuTech Advanced Research Centre, TU Delft - QCD/Vandersypen Lab)

Eduard Alarcón (Universitat Politecnica de Catalunya)

Carmen G. Almudéver (TU Delft - QCD/Sebastiano Lab, TU Delft - QuTech Advanced Research Centre, Universitat Politécnica de Valencia)

DOI related publication
https://doi.org/10.1145/3457388.3458674 Final published version
More Info
expand_more
Publication Year
2021
Language
English
Pages (from-to)
144-151
ISBN (electronic)
9781450384049
Event
Downloads counter
294

Abstract

In the quest of large-scale quantum computers, multi-core distributed architectures are considered a compelling alternative to be explored. A crucial aspect in such approach is the stringent demand on communication among cores when qubits need to interact, which conditions the scalability potential of these architectures. In this work, we address the question of how the cost of the communication among cores impacts on the viability of the quantum multi-core approach. Methodologically, we consider a design space in which architectural variables (number of cores, number of qubits per core), application variables for several quantum benchmarks (number of qubits, number of gates, percentage of two-qubit gates) and inter-core communication latency are swept along with the definition of a figure of merit. This approach yields both a qualitative understanding of trends in the design space and companion dimensioning guidelines for the architecture, including optimal points, as well as quantitative answers to the question of beyond which communication performance levels the multi-core architecture pays off. Our results allow to determine the thresholds for inter-core communication latency in order for multi-core architectures to outperform single-core quantum processors.