Graphene Nanoribbons based 5-bit Digital-to-Analog Converter

Journal Article (2021)
Authors

Florin-Silviu Dumitru (University of Bucharest)

N Cucu Laurenciu (TU Delft - Computer Engineering)

Alexandru Matei (University of Bucharest)

Marius Enachescu (University of Bucharest)

Research Group
Computer Engineering
Copyright
© 2021 Florin-Silviu Dumitru, N. Cucu Laurenciu, Alexandru Matei, Marius Enachescu
To reference this document use:
https://doi.org/10.1109/TNANO.2021.3063602
More Info
expand_more
Publication Year
2021
Language
English
Copyright
© 2021 Florin-Silviu Dumitru, N. Cucu Laurenciu, Alexandru Matei, Marius Enachescu
Research Group
Computer Engineering
Bibliographical Note
Accepted author manuscript@en
Volume number
20
Pages (from-to)
248 - 254
DOI:
https://doi.org/10.1109/TNANO.2021.3063602
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

McCulloch-Pitts neuron structures are comprised of a number of synaptic inputs and a decision element, called soma. In this paper, we propose a 5-bit Graphene Nanoribbon (GNR)-based DAC to fulfill the role of the summation element featuring programmable input weights. The proposed GNR-based 5-bit DAC relies on: (i) GNR unit current cells and (ii) a GNR logic thermometric decoding block. Our implementation is based on mapping the GNR structure's conductance using Matlab and performing the required SPICE analysis using the Matlab based GNR Verilog-A model. The unit current cell geometry and bias conditions were chosen based on the unit cell's conductance map from which we derived its I ON/IOFF ratio, as well as transfer and output characteristics, resembling the classical MOSFET counterpart. By utilizing GNR devices instead of FinFET counterparts, a reduction of the active area of the 5-bit current DAC by up to a factor of three can be achieved. Furthermore, the GNR implementation achieved this while maintaining comparable INL and DNL performance to that of the FinFET variant, i.e., DNL of [-0.196, 0.088] LSB and INL of [-0.809, 0.364] LSB for the proposed GNR 5-bit DAC while operating at a supply voltage of only 0.2 V.

Files

09369110.pdf
(pdf | 2.08 Mb)
License info not available