Power-aware architecting for data-dominated applications

Doctoral thesis (2004)

Authors

Contributors

R.H.J.M. Otten (promotor)
Faculty
Electrical Engineering, Mathematics and Computer Science (EEMCS) (TU Delft)
Copyright: © 2004 M. Ditzel
Design space exploration Low power Ofdm Design automation Asic design Hardware software partitioning Multi-carrier communications
More Info
expand_more

Published Date

19-04-2004

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

ISBN:

90-646-4398-9

Faculty

Electrical Engineering, Mathematics and Computer Science

Abstract

Chip designers face increasingly complex designs and multiple competing design objectives and constraints. Early in the design cycle, a designer has to make choices relying on insufficient or inaccurate information. For instance, the designer has to decide which parts to implement in software and which in hardware. The complexity of the designs render it impossible for a human to make a sound decision. The number of options and the pace with which they change is simply overwhelming. This thesis describes a high-level design method to solve this problem. The design method and the newly developed tools have been used successfully in the design of an OFDM transceiver. The results can be used to explore the design space of the transceiver. Based on this exploration, a qualitative comparison of the alternative implementations is possible. This gives the designer sufficient information to make well-founded decisions.