A High-Resolution Capacitance-to-Digital Converter based on Iterative Discharging

Master thesis (2017)

Authors

H. Fan Electrical Engineering, Mathematics and Computer Science

Contributors

M.A.P. Pertijs (mentor)
Berry Buter (mentor)
F. Sebastiano (coach)
M. Spirito (coach)
Faculty
Electrical Engineering, Mathematics and Computer Science, Electrical Engineering, Mathematics and Computer Science
Copyright: © 2017 Hao Fan
More Info
expand_more

Published Date

27-10-2017

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Faculty

Electrical Engineering, Mathematics and Computer Science

Abstract

This work focuses on the improvement of a capacitance-to-digital converter (CDC) based on iterative discharging. Time-domain interpolation is applied on the CDC. With such technology, a high-resolution CDC can be achieved while its fully digital feature can be kept. The proposed CDC achieves a resolution of 2.8fF and a FoM of 1.32pJ/step at 5.5pF capacitance. A MEMS capacitive pressure sensor has been bonded to the chip and the output with varying capacitance has been checked.

Files

A_High_Resolution_Capacitance_... (.pdf)
(.pdf | 4.11 Mb)
- Embargo expired in 01-11-2018