Combined Capacitance and Temperature to Digital Converter

Master thesis (2015)

Authors

Contributors

M.A.P. Pertijs (mentor)
Programme
Microelectronics (EEMCS) (TU Delft)
Copyright: © 2015 Bellamkonda, R.
ADC Dynamic element matching DAC Baseline capacitance FOM
More Info
expand_more

Published Date

10-12-2015

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Programme

Microelectronics

Abstract

This thesis describes the design and measurement of an IC which can digitize both capacitance and temperature. Capacitance sensing functionality is added to an existing Temperature to Digital Converter (TDC) without adding significant die area. Two kinds of baseline capacitance compensation techniques have been investigated and their performance has been simulated at the system level. While adding capacitance sensing functionality to the TDC, the capacitive DAC and sigma-delta zoom ADC of the existing design have been reused. Dynamic element matching has been applied to ensure that mismatch in the capacitive DAC will not give rise to discontinuities between the sub-ranges of the ADC. Measurements show that the chip is functional and achieves the targeted capacitance-sensing resolution at a FOM of 1.87pJ/step.