Searched for: +
(1 - 4 of 4)
document
Javvaji, L.S. (author), Bolatkale, M. (author), Bajoria, Shagun (author), Rutten, Robert (author), Essink, Bert Oude (author), Beijens, Koen (author), Makinwa, K.A.A. (author), Breems, L.J. (author)
Advances in CMOS technologies have led to the development of continuous-time ΔΣ modulators (CTDSMs) with GHz sampling rates that achieve better than-100dBc linearity and bandwidths above 100MHz. However, at low frequencies (below 10MHz), their SNDR is limited by 1/f noise, which limits their use in radio receivers intended to cover both the...
conference paper 2023
document
Karmakar, S. (author), Zhang, H. (author), Van Veldhoven, Robert (author), Breems, Lucien (author), Berkhout, M. (author), Fan, Q. (author), Makinwa, K.A.A. (author)
Class-D amplifiers are often used in high-power audio applications due to their high power efficiency. They typically employ pulse-width modulation (PWM) at a fixed carrier frequency, which may cause electromagnetic interference (EMI). Setting this frequency f<sub>PWM</sub>) below the AM band (535 to 1605kHz) helps mitigate this, but its...
conference paper 2020
document
Zhang, H. (author), Karmakar, S. (author), Breems, Lucien (author), Sandifort, Quino (author), Berkhout, M. (author), Makinwa, K.A.A. (author), Fan, Q. (author)
This paper describes a class-D audio amplifier with a multilevel output stage that reduces both EMI and idle power. High loop gain, and thus high linearity, are enabled by a relatively high (4.2 MHz) switching frequency, which relaxes the requirements on its output LC filter. Fabricated in a 180nm BCD technology, it can drive 14 W into an 8-Ω...
conference paper 2020
document
Cenci, P. (author), Bolatkale, M. (author), Rutten, R. (author), Ganzerli, M. (author), Lassche, G. (author), Makinwa, K.A.A. (author), Breems, Lucien (author)
This paper presents a SAR-assisted Continuous-time Delta-Sigma (CT Δ Σ ) ADC, which combines the energy efficiency of SAR ADCs with the relaxed driving requirements of CT Δ Σ ADCs, as well as similar anti-alias filtering. When clocked at 2.4GHz, the ADC achieves 77.5dB SNDR in 40MHz BW. It consumes 3.2mW, resulting in a state-of-the-art...
conference paper 2019
Searched for: +
(1 - 4 of 4)