Throughput and Power optimization of the Range Trie design for IP lookups

This thesis aims to improve the Range Trie design on throughput and power consumption. The Range Trie is an SRAM based design that offers competitive performance and is scalable enough to withstand current and future expectations, especially the transition from IPv4 to IPv6. This thesis is exploring the possibilities in partitioning the last and...