Skip to main content
TudRepo
Research repository
Education Repository
Cultural Heritage
About
·
How to search
Include full text
Search results
Back
Searched for: subject%3A%22reconfigurability%22
(1 - 12 of 12)
Document type
Date
List view
Grid view
Print
Email
export CSV
export Excel
Acceleration of read alignment with coherent attached FPGA coprocessors
Quantitative hardware prediction modeling for hardware/software co-design
Communication Service and Dynamic Memory Management for hardware tasks executed on Dynamic and Partial Reconfigurable resources
Efficient Runtime Management of Reconfigurable Hardware Resources
K-loops: Loop Transformations for Reconfigurable Architectures
Recursive variable expansion: A transformation for reconfigurable computing
Efficient datapath merging for the overhead reduction of run-time reconfigurable systems
Reconfigurable network processing platforms
Arithmetic soft-core accelerators
Scalable Multigigabit Pattern Matching for Packet Inspection
A Quantitative Model for Hardware/Software Partitioning
The Molen Polymorphic Media Processor
Searched for: subject%3A%22reconfigurability%22
(1 - 12 of 12)
Document type
Date
List view
Grid view
Print
Email
export CSV
export Excel