4 records found
1
Exploiting expendable process-margins in DRAMs for run-time performance optimization
System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs
TLM modelling of 3D stacked wide I/O DRAM Subsystems
Towards variation-aware system-level power estimation of DRAMs: an empirical approach