1 records found
1
A new methodology in power estimation in CMOS combinational circuits at logic level (U-SP-2-I-ICT)
