Single-Step High-Fidelity Three-Qubit Gates by Anisotropic Chiral Interactions
Minh T.P. Nguyen (Kavli institute of nanoscience Delft, TU Delft - QCD/Bosco Group, TU Delft - QuTech Advanced Research Centre)
Maximilian Rimbach-Russ (TU Delft - QuTech Advanced Research Centre, TU Delft - QCD/Rimbach-Russ, Kavli institute of nanoscience Delft)
Lieven M.K. Vandersypen (TU Delft - QN/Vandersypen Lab, TU Delft - QuTech Advanced Research Centre, Kavli institute of nanoscience Delft, TU Delft - QCD/Vandersypen Lab)
Stefano Bosco (Kavli institute of nanoscience Delft, TU Delft - QCD/Bosco Group, TU Delft - QuTech Advanced Research Centre)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
Direct multiqubit gates are becoming critical to facilitate quantum computations in near-term devices by reducing the gate counts and circuit depth. Here, we demonstrate that fast and high-fidelity three-qubit gates can be realized in a single step by leveraging small anisotropic and chiral three-qubit interactions. These ingredients naturally arise in state-of-the-art spin-based quantum hardware through a combination of spin-orbit interactions and orbital magnetic fields. These interactions resolve the key synchronization issues inherent in protocols relying solely on two-qubit couplings, which significantly limit gate fidelity. We confirm with numerical simulations that our single-step three-qubit gate can outperform existing protocols, potentially achieving infidelity ≤ 10−4 in 80–100 ns under current experimental conditions. To further benchmark its performance, we also propose an alternative composite three-qubit gate sequence based on anisotropic two-qubit interactions with built-in echo sequence and show that the single-step protocol can outperform it, making it highly suitable for near-term quantum processors.