Recent Trends and Perspectives on Defect-Oriented Testing
P. Bernardi (Politecnico di Torino)
R. Cantoro (Politecnico di Torino)
A. Coyette (Onsemi)
W. Dobbeleare (Onsemi)
M. Fieback (TU Delft - Electrical Engineering, Mathematics and Computer Science, TU Delft - Electrical Engineering, Mathematics and Computer Science)
A. Floridia (STMicroelectronics)
G. Gielenk (Katholieke Universiteit Leuven)
A. M. Guerriero (Infineon Technologies AG)
S. Hamdioui (TU Delft - Electrical Engineering, Mathematics and Computer Science)
undefined More Authors (External organisation)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
Electronics employed in modern safety-critical systems require severe qualification during the manufacturing process and in the field, to prevent fault effects from manifesting themselves as critical failures during mission operations. Traditional fault models are not sufficient anymore to guarantee the required quality levels for chips utilized in mission-critical applications. The research community and industry have been investigating new test approaches such as device-aware test, cell-aware test, path-delay test, and even test methodologies based on the analysis of manufacturing data to move the scope from OPPM to OPPB. This special session presents four contributions, from academic researchers and industry professionals, to enable better chip quality. We present results on various activities towards this objective, including device-aware test, software-based self-test, and memory test.