The design of a high speed CMOS image sensor

featuring global shutter, high dynamic range and flexible exposure control in 110nm technology

Master Thesis (2019)
Author(s)

P. Stampoglis (TU Delft - Electrical Engineering, Mathematics and Computer Science)

Contributor(s)

A. Theuwissen – Mentor (TU Delft - Electronic Instrumentation)

Edoardo Charbon – Graduation committee member (TU Delft - OLD QCD/Charbon Lab)

Gaozhan Cai – Graduation committee member (Caeleste)

Bert Luyssaert – Graduation committee member (Caeleste)

Faculty
Electrical Engineering, Mathematics and Computer Science
Copyright
© 2019 Periklis Stampoglis
More Info
expand_more
Publication Year
2019
Language
English
Copyright
© 2019 Periklis Stampoglis
Graduation Date
18-03-2019
Awarding Institution
Delft University of Technology
Programme
['Electrical Engineering']
Faculty
Electrical Engineering, Mathematics and Computer Science
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

High speed imagers find applications in many fields such as scientific and medical imaging, automotive applications, machine vision and much more. In this thesis, the design of a high speed, high dynamic range (HDR) CMOS sensor with electronic global shutter (GS) and flexible exposure control is presented. The sensor is designed in the 0.11μm CIS process, features 1k(H) x 1k(V) pixels and achieves frame rates greater that 10.000 fps.A review of the architecture of the sensor is given, along with functional illustrations for each comprising block. The quadrant-based approach is described, along with the selectable region-of-interest capability. The pixel design is a eleven-transistor (11T) pinned photodiode global shutter pixel, implementing HDR by means of two in-pixel capacitors. The design of the pipelined Sample & Hold, column gain and column-level Correlated Double Sampling (CDS) circuits are shown.

Files

Dissertation_redact_public.pdf
(pdf | 16.4 Mb)
- Embargo expired in 31-05-2019
License info not available