Integration of Battery into Photovoltaic to Virtual Bus Parallel Differential Power Processing Architecture

Journal Article (2026)
Author(s)

Afshin Nazer (Eindhoven University of Technology)

Olindo Isabella (TU Delft - Electrical Engineering, Mathematics and Computer Science)

Hani Vahedi (TU Delft - Electrical Engineering, Mathematics and Computer Science)

Patrizio Manganiello (Universiteit Hasselt)

Research Group
Photovoltaic Materials and Devices
DOI related publication
https://doi.org/10.1109/OJIES.2026.3664637 Final published version
More Info
expand_more
Publication Year
2026
Language
English
Research Group
Photovoltaic Materials and Devices
Journal title
IEEE Open Journal of the Industrial Electronics Society
Volume number
7
Pages (from-to)
442-453
Downloads counter
49
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

This article introduces a parallel differential power processing (PDPP) architecture for photovoltaic (PV)/battery applications. The PV to Virtual Bus (PV2VB) architecture enables the integration of a battery and manages its power while performing maximum power point tracking on the PV strings. In the proposed PV2VB PDPP architecture, the battery is positioned at the virtual bus, acting as the input for all string-level converters (SLCs). By selecting a lower voltage for the battery at the virtual bus compared to the PV string or the main bus voltages, component voltage ratings can be reduced. The architecture employs dual active bridge converters connected to bridgeless (BL) converters as SLCs to generate both positive and negative output voltages while providing isolation. These SLCs track the maximum power point of each PV string, while the central converter manages battery charging and discharging. Experimental results confirm the performance and effectiveness of the proposed PV2VB PDPP architecture, achieving efficiencies between 95.5% and 99%.