Investigation on fabrication of silicon nanopores using an electrochemical passivation etch-stop strategy
Hao Hong (TU Delft - Electronic Components, Technology and Materials, Tsinghua University)
Xiaoming Lei (Beihang University)
Jiangtao Wei (Tsinghua University)
Wenjun Tang (University of Electronic Science and Technology of China)
Minjie Ye (Tsinghua University)
J. Sun (TU Delft - Electronic Components, Technology and Materials, Tsinghua University)
Guo Qi Zhang (TU Delft - Electronic Components, Technology and Materials)
P. M. Sarro (TU Delft - Electronic Components, Technology and Materials)
Zewen Liu (Tsinghua University)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
The three-step wet etching (TSWE) method has been proven to be a promising technique for fabricating silicon nanopores. Despite its potential, one of the bottlenecks of this method is the precise control of the silicon etching and etch-stop, which results in obtaining a well-defined nanopore size. Herein, we present a novel strategy leveraging electrochemical passivation to achieve accurate control over the silicon etching process. By dynamically controlling the oxide layer growth, rapid and reliable etch-stop was achieved in under 4 s, enabling the controllable fabrication of sub-10 nm silicon nanopores. The thickness of the oxide layer was precisely modulated by adjusting the passivation potential, achieving nanopore size shrinkage with a precision better than 2 nm, which can be further enhanced with more refined potential control. This scalable method significantly enhances the TSWE process, offering an efficient approach for producing small-size silicon nanopores with high precision. Importantly, the precise etching control facilitated by electrochemical passivation holds promise for the cost-effective production of high-density, air-insulated monolithic integrated circuits. (Figure presented.)