Self-Supervised Federated Learning at the Edge
Hardware & System Development
N. Beladel (TU Delft - Electrical Engineering, Mathematics and Computer Science)
I.R.P.T.J. van Ingen (TU Delft - Electrical Engineering, Mathematics and Computer Science)
Charlotte Frenkel – Mentor (TU Delft - Electronic Instrumentation)
J. Dauwels – Mentor (TU Delft - Signal Processing Systems)
Nuroa Llombart Juan – Graduation committee member (TU Delft - Tera-Hertz Sensing)
P. Manganiello – Graduation committee member (TU Delft - Photovoltaic Materials and Devices)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
This thesis serves to finalise the bachelor graduation project on the topic of self-supervised federated learning, specifically the on-chip implementation of the algorithms. The goal of the project is to implement a self-supervised learning setup in a decentralised approach using Field-Programmable Gate Arrays (FPGAs) for the processing of data. In this thesis, we endeavour to illustrate the possibility of employing FPGAs to move the fairly compute-intensive self-supervised learning algorithms to the edge. We have developed a number of modules that can accelerate key algorithmic blocks that underlie the major bottlenecks of the classical application of the algorithms and showcase prospective results, which are extensively discussed afterwards to pave a clear path towards truly autonomous and efficient edge-intelligence.