High Performance Digital-input Class-D Amplifier

Master Thesis (2023)
Author(s)

K. Wu (TU Delft - Electrical Engineering, Mathematics and Computer Science)

Contributor(s)

Qinwen Fan – Mentor (TU Delft - Electronic Components, Technology and Materials)

M. S. Alavi – Graduation committee member (TU Delft - Electronics)

Marco Berkhout – Graduation committee member (Goodix Technology)

Faculty
Electrical Engineering, Mathematics and Computer Science
Copyright
© 2023 Keyu Wu
More Info
expand_more
Publication Year
2023
Language
English
Copyright
© 2023 Keyu Wu
Graduation Date
30-11-2023
Awarding Institution
Delft University of Technology
Programme
['Electrical Engineering | Microelectronics']
Faculty
Electrical Engineering, Mathematics and Computer Science
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

Class-D amplifiers have gained popularity for their high-power efficiency, exceeding 90%. Among them, digital-input Class-D amplifiers stand out due to their superior integration and increased immunity to electromagnetic interference (EMI). This project introduces a high-performance digital-input Class-D amplifier, aiming for a dynamic range larger than 130 dB while maintaining total harmonic distortion (THD) at approximately -110 dB.

It employs a capacitive digital-to-analog converter (CDAC) to minimize noise. Mismatch in the CDAC is addressed through mismatch shaping techniques. Additionally, an open-loop transconductance stage is incorporated into the loop filter, enhancing dynamic range and striving for optimal performance. Extra paths are introduced in the loop filter to guarantee that amplifier swings are maintained within the designated range.

Files

License info not available
warning

File under embargo until 30-11-2025