Sparsity-Aware Hardware: From Overheads to Performance Benefits
Man Shi (Katholieke Universiteit Leuven)
A. Kneip (TU Delft - Electronic Instrumentation, Katholieke Universiteit Leuven)
N. Chauvaux (TU Delft - Electronic Instrumentation)
Jiacong Sun (Katholieke Universiteit Leuven)
C. Frenkel (TU Delft - Electronic Instrumentation)
Marian Verhelst (Katholieke Universiteit Leuven)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
As artificial intelligence (AI) continues to transform multiple sectors, its exponential growth in computational demands presents significant challenges for hardware infrastructure. This article examines sparsity, the prevalence of zeros in AI workloads, as a promising approach to address these challenges. While sparsity offers potential efficiency gains, its practical implementation requires careful consideration of hardware constraints and computational overheads. Therefore, this article cooperates with a virtual performance roofline model to analyze various sparsity techniques and their associated tradeoffs, aiming to bridge the gap between theoretical potential and practical implementation in AI accelerator design.