Mapping of Spiking Neural Network Architecture using VPR

Master Thesis (2022)
Author(s)

J. Long (TU Delft - Electrical Engineering, Mathematics and Computer Science)

Contributor(s)

Rene Leuken – Mentor (TU Delft - Signal Processing Systems)

N.K. Mandloi – Mentor (TU Delft - Signal Processing Systems)

Mottaqiallah Taouil – Coach (TU Delft - Computer Engineering)

Faculty
Electrical Engineering, Mathematics and Computer Science
Copyright
© 2022 Jinyun Long
More Info
expand_more
Publication Year
2022
Language
English
Copyright
© 2022 Jinyun Long
Graduation Date
28-11-2022
Awarding Institution
Delft University of Technology
Programme
Electrical Engineering | Circuits and Systems
Faculty
Electrical Engineering, Mathematics and Computer Science
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

As the new generation of neural networks, Spiking Neural Network architectures
executes on specialized Neuromorphic devices. The mapping of Spiking Neural Network architectures affects the power consumption and performance of the system. The target platform of the thesis is a hardware platform with Neuromorphic Arrays with columns for neural signal processing.
The explorations for the mapping methods are based on VPR, an open-source academic CAD tool for FPGA architecture exploration. The packing of VPR is used for mapping neurons to Neuromorphic Arrays. VPR includes two levels of mapping: pins and neurons.
An evaluation of the mapping methods is established. Based on the evaluation, the optimized mapping solution is generated. Modifications are made in VPR to adapt to SNN architectures. An Activity-Criticality input file is added to the VPR flow for the optimized mapping solution.

Files

MSc_thesis_JinyunLong.pdf
(pdf | 5.63 Mb)
License info not available