A Dynamically Reconfigurable Recursive Switched-Capacitor DC-DC Converter with Adaptive Load Ability Enhancement

Journal Article (2023)
Author(s)

Qi Lu (Student TU Delft)

Shuangmu Li (Student TU Delft)

Bo Zhao (Zhejiang University)

Junmin Jiang (Southern University of Science and Technology )

Zhiyuan Chen (Fudan University)

Sijun Du (TU Delft - Electronic Instrumentation)

Research Group
Electronic Instrumentation
Copyright
© 2023 Qi Lu, Shuangmu Li, Bo Zhao, Junmin Jiang, Zhiyuan Chen, S. Du
DOI related publication
https://doi.org/10.1109/TPEL.2023.3235305
More Info
expand_more
Publication Year
2023
Language
English
Copyright
© 2023 Qi Lu, Shuangmu Li, Bo Zhao, Junmin Jiang, Zhiyuan Chen, S. Du
Research Group
Electronic Instrumentation
Bibliographical Note
Green Open Access added to TU Delft Institutional Repository ‘You share, we take care!’ – Taverne project https://www.openaccess.nl/en/you-share-we-take-care Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public. @en
Issue number
4
Volume number
38
Pages (from-to)
5032-5040
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

Multiple voltage conversion ratio (VCR) recursive switched-capacitor (SC) dc-dc converters, based on several basic 2:1 converters, are widely used for on-chip power supplies due to their flexible VCRs for higher energy efficiency. However, conventional multiple VCR SC converters usually have one or more 2:1 converters unused for some VCRs, which results in lower power density and chip area wastage. This article presents a new recursive dc-dc converter system, which can dynamically reconfigure the connection of all on-chip 2:1 converter cells so that the unused converters in the conventional designs can be reused in this new architecture for increasing the load-driving capacity, power density, and power efficiency. To validate the design, a 4-bit-input 15-ratio system was designed and fabricated in a 180-nm BCD process, which can support a maximum load current of \text{0.71}\,\text{mA} and achieves a peak power efficiency of 93.1% with 105.3\,\mu \text{A/mm} {2} chip power density from a 2-V input power supply. The measurement results show that the load-driving capacity can become 6.826×, 2.236×, and 2.175× larger than the conventional topology when the VCR is 1/2, 1/4, and 3/4, respectively. In addition, the power efficiency under these specific VCRs can also be improved considerably.

Files

A_Dynamically_Reconfigurable_R... (pdf)
(pdf | 2.91 Mb)
- Embargo expired in 10-07-2023
License info not available