Synthesizing HDL to Memristor Technology

A Generic Framework

Conference paper (2016)

Authors

H.A. Du Nguyen Computer Engineering -

L. Xie Computer Engineering -

M. Taouil Computer Engineering -

S. Hamdioui Computer Engineering -

K.L.M. Bertels Quantum & Computer Engineering , FTQC/Bertels Lab

Research Group

Computer Engineering () (TU Delft)

Routing Logic gates Memristors Wires IP networks Radiation detectors Hardware design languages

To reference this document use:

http://resolver.tudelft.nl/uuid:eca0ee2b-5829-4a71-b46d-7adb282dcbf0

More Info

expand_more

Published Date

2016

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Faculty

Electrical Engineering, Mathematics and Computer Science

Department

Quantum & Computer Engineering

Research Group

Computer Engineering

Abstract

Memristors are emerging devices with huge potentials. It has been shown that they can be used not only to design non-volatile memories, but also logic circuits. In the latter, memristor devices are stacked on a CMOS circuit which
generates the required control signals needed by the memristors to perform the required functionality. This paper sets a step towards automating this process; it proposes a generic synthesis framework to map logic circuits on memristor
crossbar. The framework takes HDL descriptions as input and generates both its memristor circuitry and its associated CMOS control. The framework consists of three phases: (i) netlist generation, (ii) partition and mapping, and (iii) placement and routing. To illustrate the framework, a combinational and a sequential circuit are investigated. The results are validated using HSPICE simulations.