Logical effort delay modeling of sense amplifier based charge recycling threshold logic gates

Conference paper (2003)

Authors

P Celinski Microelectronics
S.D. Cotofana Computer Engineering - EEMCS
D Abbott External organisation
Department
Microelectronics
Elektrotechniek Techniek
More Info
expand_more

Published Date

2003

Language

Undefined/Unknown

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Department

Microelectronics