Spintronic logic

from transducers to logic gates and circuits

Conference paper (2023)

Authors

Christoph Adelmann IMEC-Solliance
Florin Ciubotaru IMEC-Solliance
F. Meng Katholieke Universiteit Leuven, IMEC-Solliance
S.D. Cotofana Computer Engineering - EEMCS
S. Couet IMEC-Solliance
Research Group
Computer Engineering (EEMCS) (TU Delft)
Copyright: © 2023 C. Adelmann, F. Ciubotaru, F. Meng, S.D. Cotofana, S. Couet
DOI
help_outline
https://doi.org/10.1109/INTERMAGShortPapers58606.2023.10228488
Magnetoelectronics Spintronics Magnetic circuits Magnonics Hybrid integrated circuits Magnetic transducers
More Info
expand_more

Published Date

2023

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Faculty

Electrical Engineering, Mathematics and Computer Science

Department

Quantum & Computer Engineering

Research Group

Computer Engineering

Abstract

While magnetic solid-state memory has found commercial applications to date, magnetic logic has rather remained on a conceptual level so far. Here, we discuss open challenges of different spintronic logic approaches, which use magnetic excitations for computation. While different logic gate designs have been proposed and proof of concept experiments have been reported, no nontrivial operational spintronic circuit has been demonstrated due to many open challenges in spintronic circuit and system design. Furthermore, the integration of spintronic circuits in CMOS systems will require the usage of transducers between the electric (CMOS) and magnetic domains. We show that these transducers can limit the performance as well as the energy consumption of hybrid CMOS-spintronic systems. Hence, the optimization of transducer efficiency will be a major step towards competitive spintronic logic system.