Unsupervised Wafer Map Failure Pattern Recognition with Contrastive Learning

This master’s thesis explores the application of Self-Supervised Contrastive Learning (SSCL), specifically the SimCLR algorithm, to enhance feature representation learning from Wafer Bin Maps (WBM) in the semiconductor manufacturing process. The motivation stems from the industry’s growing need for automated defect detection and root-cause...