- document
-
Babaie, M. (author), Kuo, F (author), Chen, H (author), Cho, L (author), Jou, C. P. (author), Hsueh, F. L. (author), Shahmohammadi, M. (author), Staszewski, R.B. (author)We propose a new transmitter architecture for ultra-low power radios in which the most energy-hungry RF circuits operate at a supply just above a threshold voltage of CMOS transistors. An all-digital PLL employs a digitally controlled oscillator with switching current sources to reduce supply voltage and power without sacrificing its startup...journal article 2016
- document
-
Kuo, Feng-Wei (author), Binsfeld Ferreira, S. (author), Chen, Huan-Neng Ron (author), Cho, Lan-Chou (author), Jou, Chewn-Pu (author), Hsueh, Fu-Lung (author), Madadi, I. (author), Tohidian, M. (author), Shahmohammadi, M. (author), Babaie, M. (author), Staszewski, R.B. (author)We present an ultra-low-power Bluetooth low-energy (BLE) transceiver (TRX) for the Internet of Things (IoT) optimized for digital 28-nm CMOS. A transmitter (TX) employs an all-digital phase-locked loop (ADPLL) with a switched current-source digitally controlled oscillator (DCO) featuring low frequency pushing, and class-E/F<sub>2</sub>...journal article 2017
- document
-
Kuo, Feng-Wei (author), Babaie, M. (author), Chen, Huan-Neng (Ron) (author), Cho, Lan-Chou (author), Jou, Chewn-Pu (author), Chen, Mark (author), Staszewski, R.B. (author)We propose a time-predictive architecture of an all-digital PLL (ADPLL) for cellular radios, which is optimized for advanced CMOS. It is based on a 1/8-length time-to-digital converter (TDC) of stabilized 7-ps resolution, as well as wide tuning range, and fine-resolution class-F digitally controlled oscillator (DCO) with only switchable metal...journal article 2018
- document
-
A Supply Pushing Reduction Technique for LC Oscillators Based on Ripple Replication and CancellationChen, Y. (author), Liu, Yao-Hong (author), Zong, Z. (author), Dijkhuis, Johan (author), Dolmans, Guido (author), Staszewski, R.B. (author), Babaie, M. (author)In this paper, we propose a method to suppress supply pushing of an LC oscillator such that it may directly operate from a switched-mode dc-dc converter generating fairly large ripples. A ripple replication block (RRB) generates an amplified ripple replica at the gate terminal of the tail current source to stabilize the oscillator's tail...journal article 2019
- document
-
Gong, J. (author), Chen, Yue (author), Sebastiano, F. (author), Charbon-Iwasaki-Charbon, E. (author), Babaie, M. (author)Low-power, low phase noise (PN) cryogenic frequency generation is required for the control electronics of quantum computers. To avoid limiting the performance of quantum bits, the frequency noise of a PLL should be < 1.9 kHz rms [1]. However, it is challenging for RF oscillators, as the heart of frequency synthesizers to satisfy such a...conference paper 2020
- document
-
Urso, A. (author), Chen, Y. (author), Staszewski, R.B. (author), Dijkhuis, Johan F. (author), Stanzione, Stefano (author), Liu, Y. (author), Serdijn, W.A. (author), Babaie, M. (author)In this paper, we propose a new scheme to directly power a 4.9-5.6GHz LC oscillator from a recursive switched-capacitor DC-DC converter. A finite-state machine is integrated to automatically adjust the conversion ratio and switching frequency of the converter such that its DC output voltage is within ±5% of the desired 1V across input voltage...journal article 2020
- document
-
Urso, A. (author), Chen, Y. (author), Dijkhuis, Johan F. (author), Liu, Yao-Hong (author), Babaie, M. (author), Serdijn, W.A. (author)This article presents guidelines for designing the power supply blocks of RF oscillators. To preserve their spectral purity, the requirements on the noise and ripple of the supply voltage are firstly evaluated based on the oscillator supply pushing factor and the oscillator Figure-of-Merit (FOM). Those specifications are then employed to design...journal article 2020
- document
-
Chen, Y. (author), Gong, J. (author), Staszewski, R.B. (author), Babaie, M. (author)In this article, we present a 4.5-5.1-GHz fractional-N digitally intensive phase-locked loop (DPLL) capable of maintaining its performance in face of a large supply ripple, thus enabling a direct connection to a switched-mode dc-dc converter. Supply pushing of its inductor-capacitor (LC) oscillator is suppressed by properly replicating the...journal article 2022
- document
-
Gong, J. (author), Chen, Y. (author), Charbon-Iwasaki-Charbon, E. (author), Sebastiano, F. (author), Babaie, M. (author)This article presents a 4-to-5GHz LC oscillator operating at 4.2K for quantum computing applications. The phase noise (PN) specification of the oscillator is derived based on the control fidelity for a single-qubit operation. To reveal the substantial gap between the theoretical predictions and measurement results at cryogenic temperatures, a...journal article 2022
- document
-
Gao, Z. (author), He, J. (author), Fritz, Martin (author), Gong, J. (author), Shen, Y. (author), Zong, Z. (author), Chen, Peng (author), Staszewski, R.B. (author), Alavi, S.M. (author), Babaie, M. (author)In a fractional-N PLL, it is beneficial to minimize the input range of its phase detector (PD) as it promotes better linearity and higher PD gain for suppressing noise contributions of the following loop components. This can be done by canceling the predicted instantaneous time offset between the frequency reference (FREF) and the variable...conference paper 2022