2 records found
1
Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints
Designing regular network-on-chip topologies under technology, architecture and software constraints