Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs

Designing regular network-on-chip topologies under technology, architecture and software constraints

Capturing topology-level implications of link synthesis techniques for nanoscale networks-on-chip

Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture