TS

T.P. Stefanov

View Pure Profile

Authored

12 records found

Loop optimizations for reconfigurable architectures

Design trade-offs in customized on-chip crossbar schedulers
Journal article - JY Hur, J.S.S.M. Wong, T.P. Stefanov

System-level dynamic exploration and mapping for dynamic reconfigurable system

Systematic customization of on-chip crossbar intervconnects

Optimal loop unrolling and shifting for reconfigurable architectures

Efficient hardware generation for dynamic programming problems
Conference paper - Z Nawaz, T.P. Stefanov, K.L.M. Bertels

Flexible pipelining design for recursive variable expansion

Loop unrolling and shifting for reconfigurable architectures

Customizing reconfigurable on-chip crossbar scheduler

System-level design space exploration of dynamic reconfigurable architectures

Customisation of on-chip network interconnects and experiments in field-programmable gate arrays

IP-XACT Extensions for Reconfigurable Computing