Circuits and Systems for a Spiking Neuromorphic Network in 28 nm CMOS
B.L. Hettema (TU Delft - Electrical Engineering, Mathematics and Computer Science)
René Leuken – Mentor (TU Delft - Signal Processing Systems)
Amir Zjajo – Graduation committee member (TU Delft - Signal Processing Systems)
Rajendra Bishnoi – Graduation committee member (TU Delft - Computer Engineering)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
Neuromorphic computing can be used to efficiently implement spiking neural networks.
Such spiking neural networks can be used in edge AI applications, where low power consumption is paramount.
The use of analog components allows for extremely low power implementations.
This thesis contributes the designs of an analog spike generator, synaptic elements and an accumulating neuron in 28 nm CMOS technology.
The elements are assembled in a neural network and laid out in an SoC.
Energy consumption numbers of less than 1 pJ/synaptic operation are achieved in the analog neuromorphic components.