Transistor-level gate modeling for Nano CMOS circuit verification considering statistical process variations

More Info
expand_more