3 records found
1
Transistor-level gate modeling for Nano CMOS circuit verification considering statistical process variations
Model order reduction of large RC circuits
Substrated resistance modeling by combination of BEM and FEM methodologies