1 records found
1
Transistor-level gate modeling for Nano CMOS circuit verification considering statistical process variations