Wafer-Scale Integration for Semi-Flexible Neural Implant Miniaturization
Marta Kluba (TU Delft - Electronic Components, Technology and Materials, TU Delft - EKL Processing)
Bruno Morana (TU Delft - Electronic Components, Technology and Materials)
AM Savov (TU Delft - Electronic Components, Technology and Materials)
Henk W. van Zeijl (TU Delft - Electronic Components, Technology and Materials)
Gregory Pandraud (TU Delft - Photovoltaic Materials and Devices)
Ronald Dekker (TU Delft - Electronic Components, Technology and Materials)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
We present a novel, wafer-based fabrication process that enables integration and assembly of electronic components, such as ASICs and decoupling capacitors, with flexible interconnects. The electronic components are fabricated in, or placed on precisely defined and closely-spaced silicon islands that are connected by interconnects embedded in parylene-based flexible thin film. This fully CMOS compatible approach uses optimized DRIE processes and an SiO2 mesh-shaped mask, allowing for the simultaneous definition of micrometer- to millimeter-sized structures without compromising the flexibility of the device. In a single fabrication flow a unique freedom in dimensions of both the flexible film and the silicon islands can be achieved making this new technique ideal for the realization of semi-flexible/foldable implantable devices, where structures of different sizes have to be combined together for the ultimate miniaturization.