A PVT-Robust Open-loop Gm-Ratio ×16 Gain Residue Amplifier for >1 GS/s Pipelined ADCs

Conference paper (2024)

Authors

Diogo Dias New University of Lisbon
Joao Goes New University of Lisbon
T.M. Costa Bio-Electronics - EEMCS
Research Group
Bio-Electronics (EEMCS) (TU Delft)
More Info
expand_more

Published Date

2024

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Faculty

Electrical Engineering, Mathematics and Computer Science

Department

Microelectronics

Research Group

Bio-Electronics

Abstract

This work presents the design and simulation of a PVT-robust x16 gain dynamic open-loop inverter-based Gm-ratio residue-amplifier for high-speed SAR-assisted pipeline ADCs. The amplifier is designed in a 28 nm standard bulk CMOS process with a regulated 0.9 V power supply and simulated across a -20°C to 85°C temperature range. It achieves a power dissipation of 1.67 mW at 1.3 GHz, corresponding to a power-speed ratio of 1.28 mW/GHz, with less than ±5% gain variation throughout all temperature corners in typical conditions.

Files

A_PVT-Robust_Open-loop_Gm-Rati... (pdf)
(pdf | 1.67 Mb)
- Embargo expired in 06-01-2025
Unknown license