A Carrier-based Two-Phase-Clamped DPWM Strategy With Zero-Sequence Voltage Injection for Three-Phase Quasi-Two-Stage Buck-Type Rectifiers

Journal Article (2022)
Author(s)

J. Xu (Shanghai Jiao Tong University)

Thiago Soeiro (TU Delft - DC systems, Energy conversion & Storage, TU Delft - Electrical Sustainable Energy)

Yang Wu (TU Delft - DC systems, Energy conversion & Storage)

Fei Gao (Shanghai Jiao Tong University)

Y. Wang (TU Delft - Statistics, Shanghai Jiao Tong University)

Houjun Tang (Shanghai Jiao Tong University)

P. Bauer (TU Delft - DC systems, Energy conversion & Storage)

Research Group
DC systems, Energy conversion & Storage
Copyright
© 2022 J. Xu, Thiago B. Soeiro, Y. Wu, Fei Gao, Y. Wang, Houjun Tang, P. Bauer
DOI related publication
https://doi.org/10.1109/TPEL.2021.3130677
More Info
expand_more
Publication Year
2022
Language
English
Copyright
© 2022 J. Xu, Thiago B. Soeiro, Y. Wu, Fei Gao, Y. Wang, Houjun Tang, P. Bauer
Research Group
DC systems, Energy conversion & Storage
Issue number
5
Volume number
37
Pages (from-to)
5196-5211
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

A three-phase buck-type rectifier features a step-down ac-dc conversion function, which is considered as a prominent solution for electric vehicle chargers and telecommunication systems integrated to the grid above 380 V line to line. However, traditional solutions for those applications employ cascaded architectures with an ac-dc boost-type stage and a dc-dc buck-type stage, which may suffer from high switching losses and large dc-link capacitor volume. To relieve this issue, a straightforward carrier-based two-phase-clamped discontinuous pulsewidth modulation (DPWM) strategy with generalized zero-sequence voltage injection is proposed in this article for the commonly employed cascaded circuit. This method can stop the switching actions in the front-end stage during two-third of the grid period, which can yield to the best switching loss reduction. The operations of the front- and back-end converter stages become highly coupled to each other, which reduces the size requirement of the capacitor in the dc link. Therefore, the equivalent circuit behaves as a quasi-two-stage buck-type rectifier allowing an enhancement of the system power density by improving power conversion efficiency and by reducing the volume of passive components and heat sink. The proposed carrier-based two-phase-clamped DPWM strategy is described, analyzed, validated, and compared with different pulsewidth modulation methods on PLECS-based simulation and a 5-kW prototype.

Files

License info not available