Characterization, Modeling and Test of Synthetic Anti-Ferromagnet Flip Defect in STT-MRAMs

Conference Paper (2021)
Author(s)

L. Wu (TU Delft - Computer Engineering)

Siddharth Rao (IMEC)

Mottaqiallah Taouil (TU Delft - Computer Engineering, CognitiveIC)

Erik Jan Marinissen (IMEC)

Gouri Sankar Kar (IMEC)

Said Hamdioui (CognitiveIC, TU Delft - Quantum & Computer Engineering)

Research Group
Computer Engineering
Copyright
© 2021 L. Wu, Siddharth Rao, M. Taouil, Erik Jan Marinissen, Gouri Sankar Kar, S. Hamdioui
DOI related publication
https://doi.org/10.1109/ITC44778.2020.9325258
More Info
expand_more
Publication Year
2021
Language
English
Copyright
© 2021 L. Wu, Siddharth Rao, M. Taouil, Erik Jan Marinissen, Gouri Sankar Kar, S. Hamdioui
Research Group
Computer Engineering
Pages (from-to)
1-10
ISBN (print)
978-1-7281-9114-0
ISBN (electronic)
978-1-7281-9113-3
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

Understanding the manufacturing defects in magnetic tunnel junctions (MTJs), which are the data-storing elements in STT-MRAMs, and their resultant faulty behaviors are crucial for developing high-quality test solutions. This paper introduces a new type of MTJ defect: synthetic anti-ferromagnet flip (SAFF) defect, wherein the magnetization in both the hard layer and reference layer of MTJ devices undergoes an unintended flip to the opposite direction. Both magnetic and electrical measurement data of SAFF defect in fabricated MTJ devices is presented; it shows that such a defect reverses the polarity of stray field at the free layer of MTJ, while it has no electrical impact on the single isolated device. The paper also demonstrates that using the conventional fault modeling and test approach fails to appropriately model and test such a defect. Therefore device-Aware fault modeling and test approach is used. It first physically models the defect and incorporate it into a Verilog-A MTJ compact model, which is afterwards calibrated with silicon data. The model is thereafter used for fault analysis and modeling within an STT-MRAM array; simulation results show that a SAFF defect may lead to an intermittent Passive Neighborhood Pattern Sensitive Fault (PNPSF1i) when all neighboring cells are in logic '1' state. Finally, test solutions for such fault are discussed.

Files

ITC20_submission_final.pdf
(pdf | 3.31 Mb)
License info not available