Non-Binary Spin Wave Based Circuit Design

Journal Article (2022)
Author(s)

Abdulqader Mahmoud (TU Delft - Computer Engineering)

Frederic Vanderveken (IMEC-Solliance)

F. Ciubotaru (IMEC-Solliance)

Christoph Adelmann (IMEC-Solliance)

Said Hamdioui (TU Delft - Quantum & Computer Engineering)

SD Cotofana (TU Delft - Computer Engineering)

Research Group
Computer Engineering
Copyright
© 2022 A.N.N. Mahmoud, Frederic Vanderveken, Florin Ciubotaru, Christoph Adelmann, S. Hamdioui, S.D. Cotofana
DOI related publication
https://doi.org/10.1109/TCSI.2022.3187654
More Info
expand_more
Publication Year
2022
Language
English
Copyright
© 2022 A.N.N. Mahmoud, Frederic Vanderveken, Florin Ciubotaru, Christoph Adelmann, S. Hamdioui, S.D. Cotofana
Research Group
Computer Engineering
Issue number
10
Volume number
69
Pages (from-to)
3888-3900
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

By their very nature, Spin Waves (SWs) excited at the same frequency but different amplitudes, propagate through waveguides and interfere with each other at the expense of ultra-low energy consumption. In addition, all (part) of the SW energy can be moved from one waveguide to another by means of coupling effects. In this paper we make use of these SW features and introduce a novel non Boolean algebra based paradigm, which enables domain conversion free ultra-low energy consumption SW based computing. Subsequently, we leverage this computing paradigm by designing a non-binary spin wave adder, which we validate by means of micro-magnetic simulation. To get more inside on the proposed adder potential we assume a 2-bit adder implementation as discussion vehicle, evaluate its area, delay, and energy consumption, and compare it with conventional SW and 7 nm CMOS counterparts. The results indicate that our proposal diminishes the energy consumption by a factor of 3.14 × and 6 ×, when compared with the conventional SW and 7 nm CMOS functionally equivalent designs, respectively. Furthermore, the proposed non-binary adder implementation requires the least number of devices, which indicates its potential for small chip real-estate realizations.

Files

Non_Binary_Spin_Wave_Based_Cir... (pdf)
(pdf | 1.95 Mb)
- Embargo expired in 01-07-2023
License info not available